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Preface 
 
This thesis is the corpus of the study on a nitric acid oxidation method and its 
application to poly-crystalline silicon thin film transistors, which I have worked at 
the Institute of Science and Industrial Research, Osaka University, from 2010 to 
2012 under the guidance of Dr. Hikaru Kobayashi and his group.   
 
In Section I, I show the background and the object of this study as an 
introduction.  In Section II, a novel direct oxidation method of Si at low temperature, 
the NAOS method, is described, and the properties of Si films and SiO2/Si interfaces 
are also discussed in detail.  In Section III, I demonstrate that the excellent 
characteristics of MOS diodes with NAOS films are applicable to the gate insulators 
of polycrystalline silicon thin film transistors.  The electrical characteristics of the 
poly-crystalline silicon thin film transistors are shown in Section IV, and I 
demonstrate a vast decrease in power consumption of electrical circuits and LCD 
panels as applications of the NAOS films in Section V.  In Section VI, the conclusions 
of this study are summarized.   
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I. Introduction 
 
 
I – 1. Background 
 
A silicon dioxide (SiO2) layer and its interface with silicon (Si) have been studied 
widely for several decades, because they greatly affect electrical properties of 
semiconductor devices.  Thermally grown SiO2 is proven to possess excellent 
properties [1,2], and thus it is generally used for the gate insulator in 
metal-oxide-semiconductor (MOS) transistors [3].   
However, it is difficult to achieve both the excellent properties and the low 
temperature formation at the same time.  Figure 1-1 compares SiO2 layers formed 
by a deposition method (a) and a direct oxidation method (b).   
In the case of the deposition method such as chemical vapor deposition (CVD), 
interfacial characteristics are poor due to incomplete chemical bond formation and 
presence of metal contaminants before deposition, leading to a high interface state 
density [4-6].  Moreover, an SiO2 layer with a uniform thickness cannot be produced, 
especially on rough surfaces such as poly-crystalline silicon (poly-Si) thin films with a 
ridge structure [7].  A high-density leakage current flows through thin SiO2 regions 
(i.e., in the top regions of the ridge structure).  The bulk properties are also poor due 
to a low atomic density and incorporation of undesirable species such as water and 
hydrocarbon [8-11].   
In the case of the direct oxidation method, on the other hand, a uniform 
thickness SiO2 layer can be formed even on rough Si surfaces.  The SiO2/Si interface 
is formed in the Si bulk before the formation, and therefore the interface is much 
cleaner.  Formation of the interfacial chemical bonds is more complete, leading to 
much less Si dangling bonds which act as interface states.  An SiO2 layer formed by 
the direct oxidation method is denser with a much higher purity, resulting in better 
bulk properties (e.g., low tunneling probability of charge carriers) [12-16].  Due to 
these excellent properties, a leakage current flowing through SiO2 can be suppressed, 
which makes it possible to use a thinner gate oxide layer.  The thinner gate oxide 
layer, in turn, enables to miniaturize semiconductor devices such as thin film 
transistors (TFTs), leading to high performance and low fabrication cost. 
 
Recently, mobile equipments, such as cellular phones, tablet computers, 
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notebook computers, portable music players, and mobile games shown in Figure 1-2, 
have been widely popularized with the wireless internet environment, leading to 
lifestyle changes.   
 
Power consumption by these equipments tends to increase significantly when 
they have high performance and additional functions.  For these equipments, the 
input/output interface plays the most important role, and most of the mobile 
Figure 1-1.     Schematic cross-sections of thin SiO2/poly-Si thin film 
structures fabricated by the following methods:  (a) conventional CVD; 
(b) direct oxidation.  
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equipments are furnished with display devices as the output interface.  The 
performance of the display device installed in the mobile equipments has been 
improved year after year, e.g., larger display size, higher definition, higher brightness, 
wider viewing angle, shorter response time, and narrower bezel size.   
Among many kinds of display devices such as liquid crystal displays (LCDs), 
organic light emitting diodes (OLEDs), and electronic papers, LCDs are utilized most 
widely for various equipments because of their high cost performance.  Especially, 
LCDs based on the poly-Si TFTs are used widely for mobile equipments, because they 
can realize small-size and high-resolution displays which are suitable for their 
applications.   
These mobile equipments are usually operated by batteries (primary cells or 
rechargeable batteries), and the period of use is determined by the battery capacity 
and the power consumption.  Therefore, decreasing the power consumption, which 
contributes to increase period of use and downsize the batteries, is very significant at 
the point of the product concept.  In this situation, low power consumption of the 
mobile equipments is strongly required.  Moreover, the trend of the low power 
consumption is accelerated in every field because of the supply-demand of electric 
Figure 1-2.     Various mobile equipments operated by batteries are 
widely used in the world.   
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energy and the protection of the global environment.   
The display devices, as the output interface, are required to show more 
information and all the times.  However, satisfying these requirements increase 
power consumption.  As describe above, a vast reduction of power consumption is 
one of the most significant issues for display devices.   
 
 
I – 2. Object of Study 
 
Consumed power of display devices is divided into two portions, i.e., the 
backlight system and the electronic system (circuit and driving method).  In this 
study, I focus the electronic system, assuming the reflective display with no backlight 
for ultimately low power consumption.  As described above, low power consumption 
is strongly required for electronic devices, especially for mobile equipments, and 
LCDs are widely used for mobile application because of their power consumption 
lower than those of other display devices.  LCDs are usually fabricated on glass 
substrates, and are often driven by peripheral circuits composed of poly-Si TFTs. 
 
Ignoring a leakage current, consumed power, P, of the circuits is expressed as 
[17]   
         2fCVP                                (1-1) 
where f  is a signal frequency, C is a charging and discharging capacitance, and V  
is a supply voltage.  Therefore, consumed power can be decreased by a reduction of 
f , C, and/or V.   
In order to achieve a decrease of the operation voltage of the circuits, the 
threshold voltage should be decreased to less than about a half of the operation 
voltage.  On the other hand, the leakage current of TFTs becomes large when the 
TFTs are in the depletion mode (normally-on).  Therefore, the threshold voltage 
should be controlled within a narrow range, which can be realized by a small 
sub-threshold coefficient, for low voltage operation.  Furthermore, a large on-current 
(Ion) is also significant to function the circuits with desired performance at a low 
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operation voltage, and Ion is related to the TFT dimension and the carrier mobility.   
For improvement of electrical characteristics of TFTs, a decrease in the 
thickness of a gate insulating layer is indispensable.  The decrease in the gate 
insulator thickness can reduce the operation voltage, leading to a vast decrease in the 
power consumption because it is proportional to the square of the operation voltage 
as described in Equation (1-1).  Moreover, the decrease in the gate insulator 
thickness makes it possible to miniaturize TFTs, which greatly improves electrical 
characteristics of TFTs.   
 
It is well known that the consumed power is inversely proportional to the 
square of the scaling factor, K, referring to Dennerd’s scaling law [18].  This law 
indicates that the device dimension (length, width, and thickness) is scaled by K.  
Table 1-1 shows the relation between the device parameters and their scaling factors 
Table 1-1.     The scaling law for LSI proposed by Dennerd.  
Parameter Scaling Factor
Channel Length L 1/K
Channel Width W 1/K
Gate Insulator Thickness TOX 1/K
Impurity Concentration N K
Junction depth xj 1/K
Power Supply Voltage VDD 1/K
Device Area S 1/K2
Electric Field E 1
Parasitic Capacitance C 1/K
Current I 1/K
Power Consumption P 1/K2
Delay Time t 1/K
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suggested by Dennerd’s scaling law, and Figures 1-3 and 1-4 show the device 
structures of a MOS transistor and a TFT.  This law indicates that when device 
dimension and supply voltage are scaled by K, the delay time is inversely 
proportional to K and the power consumption to K2.  This scaling law suggests that 
shrinkage of the TFTs, especially the channel length and the gate insulator thickness, 
is very important for a decrease in the power consumption.  Consequently, one of the 
key factors is to achieve an extremely thin gate insulator with high performance, i.e., 
low leakage current and low interface state density.  
On the other hand, the carrier mobility is affected strongly by crystallinity of 
poly-Si films, and also by interface properties between the gate insulator and the 
poly-Si film [19-20].  
 
In my thesis, I have focused on the fabrication process for poly-Si TFTs, 
especially the formation method of an ultra-thin gate insulator, which possesses high 
performance and process capability of fabricating at low temperature on a glass 
substrate.   
Direct oxidation methods such as thermal oxidation can form an SiO2 film with 
excellent electrical characteristics [1,2].  However, conventional thermal oxidation 
needs high temperature above 800 ºC, and therefore this method cannot be applied to 
TFTs on glass substrates whose softening temperature is below 500 ºC.  On the 
other hand, the nitric acid oxidation of Si (NAOS) method can oxidize Si at 
temperatures below 120 ºC to form an SiO2 film.  In my thesis, I have analyzed 
properties of the NAOS oxide film and its interface.  In addition, I have achieved 
excellent electrical characteristics of poly-Si TFTs with the NAOS gate insulator and 
the circuit performance composed of these TFTs. 
 
The main object of this study is to fabricate a high quality SiO2 layer at lower 
temperature (below softening temperature of glass), to evaluate the oxidation 
mechanism, and to investigate properties of the SiO2 film and its interface, all of 
which result in formation of an SiO2 film with extremely high quality on a glass 
substrate. 
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Figure 1-4.     Structure of a poly-Si-based TFT.   L : channel length, 
W : channel width, Tox : gate insulator thickness.  
Figure 1-3.     Structure of a silicon-based MOS transistor.   L : 
channel length, W : channel width, Tox : gate insulator thickness, xj : 
junction depth.  
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The other object is to demonstrate that the NAOS SiO2 film can be utilized as 
the gate insulator of poly-Si TFTs to achieve ultra-low power consumption.  I would 
like to aim to decrease the consumed power for driving LCDs to less than 1/100 than 
that fabricated using the conventional technologies.   
 
 
I – 3. Previous Studies 
 
According to the Dennerd’s scaling law, miniaturization is very effective for a 
reduction of power consumption [18].  However, miniaturization is much more 
difficult for TFTs than LSIs mainly because of a much thicker gate insulating layer in 
the range of 80~150 nm and the use of poly-Si instead of single crystalline Si.   
Since TFTs are usually produced on glass substrates whose softening 
temperature is lower than 500 ºC [20-22], high temperature processes such as 
thermal oxidation of Si (≥800 ºC) are unavailable.  Consequently, a gate insulating 
layer is usually formed by deposition methods such as plasma-enhanced chemical 
vapor deposition (PE-CVD) [23-28].  However, the deposition methods have 
following demerits: i) incomplete interfacial bond formation and presence of 
contaminants, both leading to poor interfacial characteristics such as high interface 
state densities [4-6], ii) poor bulk characteristics due to porous structure and 
inclusion of undesirable species such as hydrocarbon and hydroxyl species [8-11], iii) 
difficulty in formation of a uniform thickness insulating layer, especially on rough 
poly-Si surfaces arising from laser annealing of amorphous Si films to crystallize [4], 
as shown in Figure 1-1 (a).   
The demerit i) results from a phenomenon that an initial Si surface becomes an 
SiO2/Si interface after the SiO2 deposition.  This disadvantage can be avoided by 
direct oxidation methods because the SiO2/Si interface is formed in Si bulk before 
oxidation.  Concerning the demerit ii), it is well known that a thermally grown SiO2 
layer possesses a higher density than a deposited oxide layer [1,2], leading to better 
electrical characteristics.  Concerning the demerit iii), the direct oxidation method 
can form a uniform thickness SiO2 layer even on rough surfaces such as poly-Si thin 
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films [16] since the oxidation rate in the NAOS method is independent of Si surface 
orientations.  
Extensive studies have been performed for developing direct Si oxidation 
methods at low temperatures including plasma oxidation [29-32], photo-oxidation 
[33,34], ozone oxidation [35,36], metal-promoted oxidation [37-38], etc.   
 
In order to solve the above problems for deposition methods, a low temperature 
direct Si oxidation method, i.e., the NAOS method, has been developed in this study.  
This method simply involves immersion of Si in high concentration (i.e., 68~98 wt%) 
nitric acid (HNO3) aqueous solutions at temperatures below 120°C.  By use of the 
NAOS method using e.g., azeotropic HNO3 aqueous solutions (cf. 68 wt% HNO3), an 
ultra-thin (i.e., 1.1~1.8 nm) SiO2 layer with a leakage current density much lower 
than that of a thermally grown SiO2 layer with the same thickness can be formed.   
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II. Formation of Ultra-Thin SiO2 Layer by the NAOS Method   
 
 
II -1. Mechanism of Oxidation 
 
In order to form a thin SiO2 film with excellent properties, I have adopted the 
NAOS method in which Si substrates or poly-Si thin films are immersed in HNO3 
aqueous solutions.  The reaction of the SiO2 formation is described by the following 
chemical equations;   
4HNO3    4H+ + 4NO3–     (2-1) 
4NO3– → 4NO2 + 4O–     (2-2) 
Si + 2O– → SiO2 + 2e–     (2-3) 
4H+ + 2O– + 2e– → 2H2O     (2-4) 
 
The oxidation equipment used for the NAOS method is shown in Figure 2-1.   
 
Figure 2-1.     Photograph of the equipment for the NAOS oxidation.  
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I think that oxidation by the HNO3 aqueous solutions can proceed smoothly 
even at low temperatures below 120 °C for the following reasons.   
1) Dissociated oxygen ions (O–) are produced by decomposition of HNO3 and/or 
NO3–, and they oxidize Si at low temperatures due to low activation energy for 
the reaction.   
2) Dissociated oxygen ions, which are smaller than oxygen molecules (O2), can 
easily diffuse through SiO2 and reach at the SiO2/Si interface as shown in Figure 
2-2.   
Figure 2-2.     Mechanism of nitric acid oxidation of silicon (NAOS).  
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Because of the above two reasons, an ultra-thin (i.e., 1.1~1.8 nm) SiO2 layer can 
be formed by the NAOS method at temperature below than 120 °C. 
 
For the NAOS method, it is considered that there are other advantages as 
explained below.   
1) Since the NAOS method is the direct oxidation method, the SiO2/Si interface is 
not exposed by atmosphere and/or solutions during the oxidation process, leading 
to avoidance of contaminations at the interface, which results in clean interface.  
2) Since the oxidation temperature is lower than the glass softening temperature, 
the deformation of the glass substrate and contamination such as sodium (Na) 
from the glass substrate can be avoided.  
 
Figure 2-3 is the phase diagram of HNO3 aqueous solutions.  In the NAOS 
method, azeotropic HNO3 aqueous solutions, i.e. 68 wt% HNO3, is expected to form an 
Figure 2-3.     Phase diagram of the HNO3 aqueous solutions.  The 
concentration of azeotropic solution is 68 wt%.  
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SiO2 film with good uniformity and high properties.  That is because the 
concentration of the solution and that of the vapor are the same (point B and B’), i.e., 
68 wt%, and the concentration of the HNO3 solution is constant during the oxidation 
process at boiling temperature.   
On the other hand, when the HNO3 concentration is different from 68 wt%, e.g., 
40 wt% (point A’), the concentration of the vapor is about 10 wt% (point A”) as is 
evident from Figure 2-3.  Due to evaporation of low-concentration HNO3, the 
concentration of the HNO3 solution increases with the times.  In this case, the 
properties of the SiO2 are likely to be changed with the depth due to the change in the 
concentration of the HNO3 aqueous solutions.   
 
Here, I compare the developed NAOS method with the conventional CVD 
method [12-16].  The NAOS method possesses the following advantages over the 
conventional CVD method for deposition of SiO2 on glass substrates (cf. Figure 2-4 
and Table 2-1).    
Concerning the interface between the SiO2 and Si, a NAOS SiO2 film is expected 
to possess much better properties than those for the CVD oxide film.  This is because 
the interface of the NAOS SiO2 layer is formed in the Si bulk while that for the CVD 
SiO2 layer is formed at the surface before deposition.    
Regarding the film thickness, the uniformity of a NAOS SiO2 layer is excellent 
because of the direct oxidation method, while that of the CVD oxide is not good, 
especially on rough surfaces such as poly-Si thin films, where ridge structure arises 
from laser annealing of amorphous Si for crystallization [7].  The SiO2 film thickness 
at the top part of the rough (a few tens nm) surfaces becomes much thinner than that 
on flat regions for the CVD method.  Moreover, with the NAOS method, the ridge 
structure becomes smooth, and the electric field at sharp-edged portions is expected 
to decrease.  The density of the NAOS film is much higher than that of the CVD 
oxide film [39,40], because of the direct oxidation mechanism.  For these reasons, a 
leakage current flowing through the oxide film is much lower for the NAOS method 
than that for the CVD method.   
Furthermore, the oxide formation temperature by the NAOS method is much  
19 
 
 
 
 
Figure 2-4.   Comparison of the thin SiO2/poly-Si thin film structures by (a) 
NAOS and (b) PE-CVD.   TEOS (Tetraethyl orthosilicate) : Si(OC2H5)4.     
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lower (room temperature ~120 ºC) than that of the CVD method of 500~600 ºC, and 
therefore diffusion of the contaminants (such as Na) from glass substrates can be 
avoided.   
 
 
II -2. Sample Preparation 
 
Boron-doped p-type and phosphorus-doped n-type Si(100) wafers with 
resistivity in the range 1~20 Ωcm were cleaned using the RCA method [41] and 
etched with dilute hydrofluoric acid (HF).  Then, the Si wafers were immersed in 
various concentrations (40, 68, and 98 wt%) of HNO3 aqueous solutions at various 
temperatures (room temperature and the boiling temperature).  The boiling 
temperature is 108, 121, and 83 ºC for the HNO3 concentration of 40, 68 (azeotropic 
HNO3 aqueous solutions), and 98 wt%, respectively.  
 
I also fabricated NAOS SiO2/poly-Si/glass and PE-CVD SiO2/poly-Si/glass 
specimens for comparison.  Poly-Si thin films were formed by the metal-induced 
Table 2-1.    Comparison of the thin SiO2 structures by NAOS and 
PE-CVD.   
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crystallization method using excimer laser annealing with metal catalysts.   
At first, a silicon nitride (SiN) layer was deposited on Corning 1737 glass to 
prevent diffusion of metal contaminants from glass substrates.  Then, amorphous Si 
was deposited by the PE-CVD method at 400 ºC.  After coating nickel (Ni) solutions 
on the amorphous Si film, amorphous Si was crystallized by thermal annealing at 
500 ºC followed by excimer laser annealing [42-44].  This two-step crystallization is 
very effective to form poly-Si thin films with large grains and excellent electric 
characteristics.  
Figure 2-5 shows the scanning electron microscope (SEM) photograph of the 
poly-Si thin film after treated with a HF/H2O2/H2O solution.  The grain boundaries 
were easily recognized after chemical etching with the HF/H2O2/H2O solution [45].  
It is found that the grain size of the poly-Si thin film was in the range of a few μm. 
Figure 2-6 shows the cross-sectional transmission electron microscope (TEM) 
image of the fabricated poly-Si thin film.  The crystal orientations of the neighboring 
grains are nearly the same, leading to low potential energy barrier between the 
Figure 2-5.     SEM micrograph of poly-Si thin film after 
chemical etching by HF/H2O2/H2O.  
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grains.   
 
The oxide formation rate of the NAOS method is not high and long time is 
required to realize the thickness necessary for the practical TFTs (i.e., ≥10 nm) [46].   
In order to solve this problem, the NAOS SiO2/CVD SiO2 stacked structure was 
fabricated, where a 10~40 nm thick SiO2 layer was deposited by PE-CVD method on 
Figure 2-6.     TEM micrograph of poly-Si film. The index in the 
parenthesis is Miller index indicating the Si crystal direction.  
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the ultra-thin NAOS SiO2 layer (cf. Figure 2-7).  The ultra-thin NAOS layer 
possesses good interface properties such as a low interface state density and a low 
leakage current, and the thicker CVD oxide improves the breakdown voltage of the 
insulating film.   
 
 
II - 3. Microphotograph of NAOS Layer 
 
Figure 2-8 shows the TEM micrograph of the SiO2 layer formed on p-type 
Si(100) substrate by the NAOS method with 68 wt% azeotropic HNO3 aqueous 
solutions at 120 ºC for 10 min.  It is clearly seen that the uniform thickness (i.e., 1.39 
nm) NAOS SiO2 layer was formed on an Si substrate.   
 
Figure 2-7.     Process flow and structure of the NAOS SiO2/PE-CVD 
SiO2 stacked insulator.  
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Figure 2-9 shows the TEM micrograph of the cross-section of NAOS 
SiO2/PE-CVD SiO2 stacked insulator formed on a poly-Si thin film.  The 1.4 nm thick 
NAOS layer was formed with 68 wt% HNO3 solutions at 120 ºC for 10 min, and the 
thickness of the PE-CVD SiO2 layer was 10 nm.  The NAOS SiO2 layer was observed 
with the relatively darker color.  The darkness indicates a higher atomic density 
Figure 2-8.     TEM micrograph of the cross-section of the Al/NAOS 
SiO2/Si(100) structure.  An ultra-thin SiO2 layer of 1.39 nm was 
formed on Si with high uniformity.  
 
Figure 2-9.      Cross-sectional TEM micrograph of the NAOS SiO2/PE-CVD 
SiO2 stacked oxide on a poly-Si thin film.  The darker layer is due to NAOS 
SiO2.  The thicknesses of NAOS SiO2 and PE-CVD SiO2 are estimated to be 
1.4 and 10 nm, respectively.   
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than that of the CVD SiO2 layer, as explained in the following sections.   
 
Figure 2-10 shows the TEM image of the cross-section of the SiO2 layer formed 
on the Si(100) substrate by the NAOS method with 68 wt% azeotropic HNO3 aqueous 
solutions at room temperature.  It is evident that an uniform and 1.8 nm thick SiO2 
layer could be formed on Si(100) even at room temperature.    
 
 
II - 4. XPS Core Level Spectra and Oxide Thickness 
 
Figure 2-11 shows the principle of X-ray photoelectron spectroscopy (XPS).  
When X-ray is irradiated on the specimen, electrons in core orbitals absorb the X-ray 
energy and are ejected outside as photoelectrons.  The photoelectron has a kinetic 
energy (Ek) equal to the difference between the energy of incident X-ray (hν) and the 
binding energy of an electron (Eb) in the core shell.  Therefore, by measuring the 
kinetic energy of photoelectrons, the binding energy can be determined, and the 
element and its oxidation state can be identified.  In addition, the concentration of 
the material can be also evaluated from the photoelectron intensity.  It is noted that 
the detection depth is limited to a few nm from the surface, because of a short 
photoelectron mean free path in the range of a few nm.   
XPS spectra were measured using an ESCALAB 220i-XL spectrometer with a 
Figure 2-10.     TEM image of the cross-section of the SiO2 layer formed 
on Si(100) by the NAOS method at room temperature.  
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monochromatic Al Kα radiation source.  Photoelectrons were collected in the surface 
normal direction.   
 
  Figure 2-12 shows an XPS spectrum in the Si 2p region for the SiO2/Si structure 
formed by immersion of Si(100) wafers in 68wt% HNO3 aqueous solutions at room 
temperature.  The doublet peaks were attributable to Si 2p3/2 and 2p1/2 levels of the 
Si substrate and the broad peak in the higher energy region was due to the SiO2 layer 
[47,48].   
 
The thickness of the SiO2 layer (dox) can be calculated from the ratio in the area 
intensity between these two peaks as using following equation [47],  
 
              (2-5) 
 
where OX  and Si  are the electron mean free paths in the SiO2 layer and the Si 
]1[ln 
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SiSiSi
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Figure 2-11.     The principle of X-ray photoelectron spectroscopy.  Ek : 
kinetic energy of photoelectron, hν : incident X-ray energy, Eb : binding 
energy of a core level.  
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substrate, respectively, Dox and DSi are the atomic densities of SiO2 and Si, 
respectively, σox and σSi are the ionization cross-sections of SiO2 and Si, respectively, 
and Iox and ISi are the XPS area intensities of the SiO2 and Si peaks , respectively 
[30,31]. 
The thickness of the SiO2 layer formed by the NAOS method was estimated to 
be 1.8 nm from Equation (2-5), adopting the values of 2.7 and 3.3 nm for the electron 
mean free paths in SiO2 and Si, respectively [12].  The SiO2 thickness of 1.8 nm was 
also confirmed by TEM measurements as shown in Figure 2-10.   
There are no peaks besides Si and SiO2 peaks in the spectra, indicating that the 
Figure 2-12.     XPS spectrum for the SiO2/Si(100) structure formed 
with 68 wt% HNO3 aqueous solutions at room temperature.   
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densities of sub-oxide species, Si+, Si2+, and Si3+, were negligibly low.  
 
Figure 2-13 shows the HNO3 concentration dependency of XPS spectra in the Si 
2p region.  The HNO3 concentration was set at 40, 68, and 98 wt% for spectra b, c, 
and d, respectively.  The oxide layer was formed at room temperature for 2 min.  
There is no difference in the intensity ratio for the three spectra, indicating that the 
SiO2 thickness did not depend on the HNO3 concentrations.   
  
Figure 2-13.     XPS spectra for the SiO2/Si structures formed with 
various concentration HNO3 aqueous solutions at room temperature.   
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I have investigated the effect of post-oxidation annealing (POA) on the 
properties of the ultra-thin NAOS SiO2 films.  Figure 2-14 shows the XPS spectra for 
the SiO2/Si structures formed by the NAOS method at 120 ºC for 3.5 h.  From the 
intensity ratio between the SiO2 Si 2p peak and the substrate Si 2p3/2 and 2p1/2 peaks, 
the SiO2 thickness was estimated to be 5.7 nm for specimen a (i.e., as-formed SiO2 
Figure 2-14.      XPS spectra in the Si 2p region for the SiO2/Si(100) 
structures formed by the NAOS method with 68 wt% HNO3 solutions at 
120 ºC for 3.5 h:  (a) as-formed; (b) after POA in dry-oxygen at 400 ºC; (c) 
after POA in wet-oxygen at 400 ºC.  Deconvolution is shown by the dotted 
lines.   
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with the NAOS oxidation time of 3.5 h) and 6.0 nm for specimen b (after POA in 
dry-oxygen at 400 ºC) and specimen c (after POA in wet-oxygen at 400 ºC).   
Deconvolution of the XPS spectra is shown by the dotted lines in Figure 2-14, 
and it is easily seen that the densities of sub-oxide species, Si+, Si2+ and Si3+, are 
negligibly low.   
 
 
II - 5. FT-IR Spectra and Atomic Density 
 
I measured Fourier transform infrared absorption (FT-IR) spectra in order to 
estimate the atomic density of the SiO2 layer formed by the NAOS method.   
FT-IR spectroscopy is a useful tool for analysis of molecular vibration by 
measuring infrared absorption of materials.  The vibration energy is determined by 
the atomic mass and the force constant of chemical bonds.  Only vibrational modes 
changing dipole moment are infrared active.  As the asymmetric Si-O-Si stretching 
vibration mode has a dipole moment change, FT-IR spectra of this mode are 
observable.   
 
FT-IR spectra were recorded at the incident angle of 65º using a Nicolet Nexus 
370S spectrometer. 
 
Figure 2-15 shows the FT-IR spectra for the SiO2/poly-Si structures with the 
SiO2 layer formed by the NAOS method at 25 ºC with the HNO3 concentrations of 40, 
68, and 98 wt%.  Peaks present at ~1050 and ~1200 cm–1 are attributable to 
transverse optical (TO) and longitudinal optical (LO) phonons of asymmetric Si-O-Si 
stretching vibrational modes, respectively [49-51].  Figures 2-16 and 2-17 show the 
schematic diagrams of LO and TO vibrational modes, respectively. 
Figure 2-18 shows the vibrational frequency of LO and TO phonons vs. the 
HNO3 concentration.  The vibrational frequency of the LO and TO modes are 
changed, and the frequency separation increases with the HNO3 concentrations.  
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The atomic density of SiO2 (  ) can be estimated using the following equation in  
which central and non-central force model is assumed [52], 
 
               (C = 1.71×10-17 cm)              (2-6) 
 
where LO and TO  are the oscillating frequencies of LO and TO phonons of 
asymmetric Si-O-Si stretching vibrational modes, respectively, and C is a constant  
22
TOLOC  
Figure 2-15.     FT-IR spectra for SiO2/poly-Si structures formed by the 
NAOS method with various HNO3 concentrations at room temperature.  
32 
 
 
Figure 2-17.    Schematic diagram of the transverse optical (TO) 
vibrational mode.  
 
Figure 2-16.     Schematic diagram of the longitudinal optical (LO) 
vibrational mode.  
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explained below.   
The vibrational frequencies of LO and TO phonons of asymmetric Si-O-Si 
stretching vibrational modes are expressed as 
 
              (2-7) 
 
             (2-8) 
 
 
                           (2-9) 
 
where θ is the bond angle of Si-O-Si,   is the atomic density of SiO2, m0 is the mass 
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Figure 2-18.   Vibrational frequency of LO and TO modes vs. the HNO3 
concentration.  The NAOS SiO2 layer was formed on poly-Si film at room 
temperature for 2 min.  
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of an oxygen atom, M is the mass of an Si atom,   and   are the constant values 
on mechanics, ZTOS is the electric charge related to oxygen atom oscillation, ε0 is the 
permittivity in vacuum, and εOX is the relative dielectric constant of SiO2. 
 
The vibrational frequency of the LO mode is a function of both the Si-O-Si bond 
angle ( θ ) and the atomic density (   ), while that of the TO mode is a function of 
only the bond angle ( θ ).  Therefore, the atomic density can be calculated from the 
vibrational frequencies of the TO and LO modes using the above equations.  C  is 
determined to be 1.71×10−17 cm using the values for a thick thermally grown SiO2 
layer (i.e., TO =1090 cm−1, LO =1256 cm−1, and  =2.28×1022 /cm3 [1]).   
The atomic density of the NAOS SiO2 layer was calculated to be 1.98×1022, 
2.04×1022, and 2.07×1022 atoms/cm3 for 40, 68, and 98 wt% of HNO3 aqueous solutions, 
respectively.  The estimated atomic densities are displayed in Figure 2-15, which 
indicates that the atomic density increases with the HNO3 concentration.   
 
Figure 2-19 shows the FT-IR spectra for the SiO2/poly-Si structure with the SiO2 
layer formed by the NAOS method at the boiling point with the HNO3 concentrations 
of 40, 68, and 98 wt%.  The calculated atomic densities are 2.16×1022, 2.20×1022, and 
2.25×1022 atoms/cm3 for oxidation with 40, 68, and 98 wt% of HNO3 aqueous solutions, 
respectively.  These densities are higher than those for the NAOS method at 25 ºC 
and very close to that of a thick thermally grown SiO2 layer of 2.28×1022 atoms/cm3 
[1].  
The absence of sub-oxides is supposed to be one of the reasons for the high 
atomic density of the NAOS SiO2 layer.   
 
     I have investigated the effect of POA on the FT-IR spectra.  Figure 2-20 shows 
the FT-IR spectra for the SiO2/Si(100) structures with the SiO2 layer formed by the 
NAOS method at 120 ºC.  POA at 400 ºC in dry-oxygen (spectrum b) did not change 
the vibrational frequency of LO phonons at 1242 ±2 cm–1 while that in wet-oxygen 
increased it to 1244 ±2 cm–1 (spectrum c).  Both the POA treatments decreased the 
vibrational frequency of TO phonons from 1074 ±2 cm–1 to 1072 ±2 cm–1.  
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Consequently, the frequency separation between TO and LO phonons became larger 
by 2 cm–1 and 4 cm–1, by POA in dry-oxygen and wet-oxygen, respectively.  
Figure 2-21 shows the calculated atomic density of the SiO2 layer formed by the 
NAOS method with and without POA.  The as-formed SiO2 layer possesses an 
atomic density of 2.28×1022 ± 0.05×1022 atoms/cm3 which is the same as that of a thick 
thermally grown SiO2 layer.  After POA in dry-oxygen at 400 ºC, the POA in 
wet-oxygen at the same temperature increased the atomic density to a large extent to 
2.32×1022 ± 0.05×1022 atoms/cm3.     
 
 
Figure 2-19.     FT-IR spectra for SiO2/poly-Si structures formed by 
the NAOS method with various HNO3 concentrations at the boiling 
point.    
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Figure 2-21.     Atomic density of the SiO2 layers formed by the NAOS 
method with and without POA:  (a) without POA; (b) with POA in 
dry-oxygen at 400 ºC; (c) with POA in wet-oxygen at 400 ºC.  
Figure 2-20.     FT-IR spectra for SiO2/Si(100) structures formed by the 
NAOS method with 68 wt% HNO3 at 120 ºC:  (a) as-formed; (b) after POA in 
dry-oxygen at 400 ºC; (c) after POA in wet-oxygen at 400 ºC.   
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II - 6. XPS Valence-Band Spectra and Band Discontinuity Energy 
 
I measured the valence-band XPS spectra for the NAOS SiO2 layers formed on 
the Si substrate and estimated the band discontinuity energy at the NAOS SiO2/Si 
interface.  The spectra give the energy difference between the SiO2 and Si valence 
bands, ΔEV (cf. Figure 2-22).   
 
The XPS spectra were measured using an ESCALAB 220i-XL spectrometer 
with a monochromatic Al Kα radiation source, and the photoelectrons were collected 
in the surface-normal direction.  
 
Figure 2-23 shows the valence-band XPS spectra for the Si substrate and the 
NAOS SiO2 layers formed with the various concentrations of HNO3 solutions.  The 
spectra for NAOS SiO2 were obtained after subtraction of the spectrum of Si 
substrate from the measured spectra for the SiO2/Si(100) structure.   
In the case of the SiO2 layer formed with 40 wt% HNO3, the valence band 
maximum (VBM) of SiO2 was located at 4.16 eV below the Si VBM.  For the SiO2 
layers formed with 68 and 98 wt% HNO3, on the other hand, the valence-band 
discontinuity energy ΔEV between SiO2 and Si increased to 4.26 and 4.31 eV,  
Figure 2-22.     Band diagram of SiO2/Si structure.  
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respectively.  Namely, it was found that the valence-band discontinuity energy 
increased with the concentration of HNO3 solutions.  The possible reason for the 
increase in the band discontinuity energy with the HNO3 concentration is given as 
below.   
The atomic density of NAOS SiO2 increases with the HNO3 concentration as is 
Figure 2-23.     Valence-band XPS spectra for Si(100) and NAOS 
SiO2 layers formed with HNO3 aqueous solutions having following 
concentrations at room temperature:  (a) Si substrate; (b) NAOS SiO2 
with 40 wt% HNO3; (c) with 68 wt% HNO3; (d) with 98 wt% HNO3.   
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evident from the FT-IR spectra as described in Section II - 5.  The SiO2 layer with 
the higher densities is likely to have shorter Si-O bonds, which in turn results in 
stronger interaction between the atoms in the SiO2 layer.  The enhanced interaction 
is thought to enlarge the SiO2 band-gap by a increase in the energy difference 
between the bonding states (i.e., SiO2 valence band) and the anti-bonding states (i.e. 
SiO2 conduction band).  The large band-gap leads to a high valence-band 
discontinuity energy ΔEV at the SiO2/Si interface.   
  
Figure 2-24 shows the valence-band XPS spectra of the NAOS SiO2 layers 
Figure 2-24.     Valence-band XPS spectra for the NAOS SiO2 layers 
formed with 68 wt% HNO3 aqueous solutions at 120 ºC:  (a) as-formed; 
(b) PMA in hydrogen at 200 ºC.  
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formed with 68 wt% HNO3 at 120 ºC (spectrum a) and that with post-metallization 
annealing (PMA) (spectrum b).  The PMA treatment was performed in hydrogen at 
200 ºC after the formation of the Al electrode.  Similar to Figure 2-23, the component 
from the Si substrate was removed.  Without PMA, there was a peak A in the 
spectrum (a), which indicates the existence of high-density energy states in the SiO2 
band-gap.  Furthermore, the valence-band discontinuity energy at the SiO2/Si 
interface increased by ~0.3 eV with PMA.    
The presence of the high-density energy states in the band-gap causes the 
hopping conduction mechanism [53,54], which may increase the leakage current.  
The quantum-mechanical tunneling probability of charge carriers through an SiO2 
layer is a strong function of the band discontinuity energy [55], and the density of a 
current flowing with the Fowler-Nordheim mechanism also depends exponentially on 
the band discontinuity energy [56].  Therefore, the leakage current through the SiO2 
layer will exponentially decrease with the band discontinuity energy.  In fact, the 
leakage current densities decreased by PMA as discussed in the next section.   
 
 
II - 7. Summary 
 
I have fabricated SiO2/Si(100) substrate and SiO2/poly-Si thin film structures by 
the NAOS method at low temperature below 120 ºC, and analyzed the properties of 
ultra-thin SiO2 layers in details by measuring the XPS and the FT-IR spectra.  The 
summaries of this section are as follows: 
 
1)  An ultra-thin SiO2 layer can be formed by the NAOS method with various HNO3 
concentrations and temperatures on Si(100) substrates and poly-Si thin films.   
2)  The NAOS SiO2 thickness is estimated to be 1.1~1.8 nm by measurements of the 
Si 2p XPS spectra.   
3)  The SiO2 thickness does not depend on the HNO3 concentration in the range 
between 40 and 98 wt%.   
4) The densities of sub-oxide species, Si+, Si2+, and Si3+, in the NAOS SiO2 layer are 
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negligibly low. 
5)  The FT-IR measurements indicate that the atomic density of the NAOS SiO2 
layer formed with 68 wt% HNO3 at 120 ºC is 2.32×1022 atoms/cm3, which is higher 
than that of thermally grown SiO2 of 2.28×1022 atoms/cm3.  
6) The atomic density of the NAOS SiO2 increases with the HNO3 concentration and 
the temperature.   
7)  The valence-band discontinuity energy at the NAOS SiO2/Si interface increases 
with the HNO3 concentration.   
8) A low leakage current through the NAOS SiO2 layer is expected by a decrease in 
the tunneling probability of carriers caused by SiO2 band-gap widening.   
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III. Characteristics of MOS Diodes with NAOS SiO2 Layer 
 
 
III - 1. Sample Preparation 
 
In order to evaluate the electrical characteristics of the NAOS SiO2 layer, I 
fabricated metal-oxide-semiconductor (MOS) diodes on p-type (boron-doped) and 
n-type (phosphorus-doped) Si(100) substrates.  The structure of the Si-based MOS 
diode is shown in Figure 3-1.  After the formation of NAOS SiO2 layer on Si 
substrate, aluminum (Al) dots of 0.3 mm diameter were formed by the vacuum 
evaporation method.  For some specimens, the SiO2/Si structure was heated at 400 
ºC in wet-oxygen (H2O) or dry-oxygen (O2) for 70 min before evaporating Al electrodes.  
In this case, PMA was carried out at 200 ºC in 5 vol% hydrogen atmosphere for 20 
min after forming Al electrodes.   
I also fabricated MOS diodes with poly-Si thin films on glass substrates in order 
to measure a leakage current flowing though ultra-thin SiO2 on the rough poly-Si 
thin film.  Figure 3-2 shows the cross-sectional TEM microphotograph of the 
poly-Si-based MOS diode.  The thickness of the poly-Si layer was ~50 nm and the 
grain size was in the range between 200 and 800 nm.  The thickness of the NAOS 
SiO2 layer was 1.8 nm.   
 
 
Figure 3-1.     Structure of Si-based MOS diode.  The diameter of Al 
dots is 0.3 mm.   
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III - 2. I-V Characteristics 
 
Figure 3-3 shows the current-voltage (I-V) curves for the Al/1.3 nm NAOS SiO2 
/n-type Si(100) MOS structure formed by 68 wt% HNO3 at 120 ºC for 10 min.  The 
leakage current density through the 1.3 nm-thick NAOS SiO2 film was less than 1 
A/cm2 at the applied voltage of 1.0 V, and this value was approximately one order of 
magnitude lower than that of the thermally grown SiO2 film with the equivalent 
Figure 3-2.     Cross-sectional TEM image of the <Al/NAOS 
SiO2/poly-Si> MOS structure on the glass substrate.   
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thickness [2].   
  
Table 3-1 shows the leakage current density of the <Al/NAOS SiO2 (1.3 
nm)/n-type Si(100)> MOS diodes with HNO3 concentrations of 40, 68, 90, and 98 % at 
various applied voltage in the range between 0.25 and 1.50 V.  The NAOS SiO2 layer 
was formed at the boiling point for 10 min.  The leakage currents of thermally grown 
SiO2 and SiON films were also listed in Table 3-1.   
As seen in Table 3-1, the leakage current decreased with the HNO3 
concentration.  With the PMA in H2 at 200 ºC for 20 min, the leakage current density 
decreased to less than that for a SiO2 layer thermally grown at 900 ºC with the 
equivalent oxide thickness [57-59].   
The atomic density of the SiO2 layer increases with the HNO3 concentration  
Figure 3-3.     I-V characteristics of the <Al/NAOS SiO2 (1.3nm)/n-type 
Si(100)> MOS diode formed with 68 wt% HNO3 solutions at 120 ºC for 10 
min.   
 
45 
 
(cf. Section II-5), leading to the increase in the band discontinuity energy (cf. Section 
II-6).  The Fowler-Nordheilm tunneling current (J ) flowing through an SiO2 layer is 
given by  
 
          (3-1) 
 
where Eox  is electric field in the SiO2 layer, m* is the effective mass of an electron 
in SiO2,   is the Plank constant, q is the elementary electronic charge, and B  is 
the barrier height (cf. Figure 3-4) [56].  From Equation (3-1), an increase of the 
barrier height, i.e., the band discontinuity energy plus the energy difference between 
the Si Fermi level and the valence band maximum, exponentially decreases the 
tunneling probability of charge carriers through SiO2, leading to a vast decrease in 
the leakage current density flowing with the Fowler-Nordheilm mechanism.   
 
Another reason for the low leakage current density of the NAOS SiO2 is 
attributable to negligibly low densities of SiO2 gap-states originating from sub-oxides 
in the SiO2 layer as described in Section II-4.  These states would cause that the 
charge carriers can transfer through SiO2 by gap-states hopping conduction as shown 
in Figure 3-5, which increases the leakage current density. 
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Table 3-1.     Leakage current Density vs. applied voltage of the <Al/1.3 
nm NAOS SiO2/Si(100)> MOS diode for various HNO3 concentrations.    
 
 
Current Density  (A/cm2)
HNO3
concentration 0.25 0.50 0.75 1.00 1.25 1.50
40% 2.1 9.4 21 35 48 70
68% 0.052 0.33 1.1 2.5 5.2 7
90% 0.026 0.21 0.57 1.2 2.9 5.5
98% 0.0017 0.018 0.086 0.32 1 2.8
Thermal SiO2 5~10
SiON 0.8~1.5
Applied voltage (V)
Ref.
with
PMA
(200 ºC)
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Figure 3-5.     Mechanism of the hopping conduction current via 
energy states in the band-gap of SiO2 layer.  
 
Figure 3-4.     Mechanism of Fowler-Nordheim tunneling current flowing 
through SiO2 layer.  ΔEV : valence-band discontinuity energy, φB  : barrier 
height.  
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Figure 3-6 shows the current-electric field (I-E) curves for the <Al/SiO2/Si(100)> 
MOS diodes with the SiO2 layers formed by the NAOS method with and without POA.  
The NAOS SiO2 layers were formed with 68 wt% HNO3 solutions at 120 ºC.  Even 
without POA (curve a), the leakage current density was considerably low (~10-6 A/cm2  
at 8 MV/cm) in spite of the low temperature SiO2 formation at 120 ºC.  With POA in 
dry-oxygen at 400 ºC (curve b), the leakage current density was nearly unchanged.  
When POA was performed in wet-oxygen (curve c), on the other hand, the leakage 
current density greatly decreased by 1~3 orders of magnitude (~10-9 A/cm2  at 8 
MV/cm).   
 
Figure 3-6.     Leakage current density of the <Al/SiO2/Si(100)> MOS diodes 
with the SiO2 layers formed by the NAOS method at 120 ºC vs. electric field: 
(a) without POA; (b) with POA in dry-oxygen at 400 ºC; (c) with POA in 
wet-oxygen at 400 ºC. 
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As described above, contrary to conventional low temperature SiO2 fabrication 
methods such as CVD methods, a uniform thickness SiO2 layer can be formed using 
the NAOS method, which leads to the lower leakage current density than that of an 
SiO2 layers formed by deposition methods.  The formation of the uniform thickness 
SiO2 layer is due probably to isotropic supply of oxidizing species during the NAOS 
oxidation.   
I think that an increase in the atomic density is another important reason for 
the decrease in the leakage current density, because the tunneling probability of 
charge carrier remarkably decreases with increasing the atomic density as described 
in Section II - 6.   
 
 
III - 3. C-V Characteristics 
 
Capacitance-voltage (C-V) curves were recorded at 1 MHz using a YHP 4192A 
impedance analyzer to obtain information on interface states, slow states, fixed 
charges, etc.  It is generally difficult to measure C-V curves for an ultra-thin SiO2 
layer because of a high density leakage current.  The fabricated NAOS SiO2 layer 
possesses a high atomic density and a low leakage current density in spite of the 
ultra-thin thickness, and hence, the C-V curves are measurable.   
 
Figure 3-7 shows the C-V curves of the <Al/NAOS SiO2/Si(100)> MOS diodes 
formed by 68 wt% HNO3 at 120 ºC with POA.  Curves (a), (b), and (c) are for the 
MOS diodes without POA, with POA in dry-oxygen, and with POA in wet-oxygen, 
respectively.   
Without POA (curve a), no hump was present in the C-V curve, while after POA 
in dry-oxygen (curve b), a hump appeared at –1 V, probably due to generation of high 
density interface states [60].  Moreover, there was a hysteresis with the magnitude 
of 0.12V ± 0.08 V after POA in dry-oxygen (curve b).  When POA was performed in 
wet-oxygen at 400 ºC (curve c), on the other hand, neither a hump nor a hysteresis 
appeared at all.  In addition, the C-V curve shifted by ~0.8 V in the positive gate bias 
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direction. 
 
It is considered that this hysteresis was caused by slow states, i.e., energy 
states near the interface, where electron injection and emission cannot respond to the 
scanning time of the C-V measurement because of a high emission energy (i.e., deep 
states) or of location slightly distant from the SiO2/Si interface [61].  As shown in 
Figure 3-8, slow states above the SiO2 Fermi level, EF, are vacant in the accumulation 
Figure 3-7.     C-V curves of the <Al/NAOS SiO2/p-type Si(100)> MOS 
diodes with the SiO2 layers formed by the NAOS method with 68 wt% 
HNO3 at 120 ºC: (a) without POA; (b) with POA in dry-oxygen at 400 ºC; 
(c) with POA in wet-oxygen at 400 ºC. 
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Figure 3-8.     Schematics of the behavior of slow states at the SiO2/Si 
interface.  Black and white circles represent occupation and vacancy in 
the slow states, respectively:  (a) accumulation condition; (b) depletion 
condition after accumulation condition; (c) inversion condition; (d) 
depletion condition after inversion condition. 
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condition (Figure 3-8 a), and they are still vacant when the energy level of the slow 
states is slightly below EF in the depletion condition (Figure 3-8 b).  By application of 
a sufficiently high positive bias to the metal electrode (i.e., under inversion condition), 
electrons occupy the slow states (Figure 3-8 c).  When the positive voltage is 
decreased and the slow state level is located above EF, they are still occupied by 
electrons (Figure 3-8 d).   
The slow state density (NSS ) can be calculated from the hysteresis voltage (VHy ) 
and the SiO2 capacitance (COX ) as the following equation [56].   
 
                                   (3-2) 
 
From Equation (3-2), NSS for curve (b) in Figure 3-7 was estimated to be 41011 ± 
31011 /cm2.   
 
The flat-band voltage (VF ) is defined as the applied voltage where there is no 
band-bending of the semi-conductor, and the VF  shift is a useful information to 
estimate the fixed charges in the SiO2 layer.   
The VF  is the gate voltage when the MOS capacitance is equal to the flat-band 
capacitance.  Here, the flat-band capacitance (CFB) is expressed as   
 
         (3-3) 
 
where LD is the Debye length (i.e., depletion layer width at the flat-band condition) 
[56], which is defined as 
 
              (3-4) 
 
and εSi is the relative dielectric constant of Si, ε0 is the permittivity in vacuum, k is 
the Boltzmann constant, T is the absolute temperature, and NA is the impurity 
(boron) concentration in the Si substrate, which is estimated to be 61015 /cm3 from 
the minimum capacitance of the C-V curves in Figure 3-7 [56].   
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The measured VF of the MOS diodes without POA was present at –1.58 ± 0.04 V.  
POA in dry-oxygen slightly shifted VF to –1.10 ± 0.04 V, while that in wet-oxygen at 
400 ºC greatly changed it to –0.82 ± 0.04 V.  The relation between VF and the density 
of oxide fixed charges (NFC ) is expressed as 
 
                                        (3-5) 
 
and 
 
 (3-5) 
 
where Δφ is the energy difference between the Fermi level of the Si substrate and 
that of Al electrode under no applied bias, φM is work function of Al (4.20 V), χSi is 
electron affinity of Si (4.15 V), EG is the band-gap energy of Si (1.12 V), ni is the 
intrinsic carrier density of Si (1.451010 /cm3 at 27 ºC) [56].  Adopting –0.85 V as an 
ideal VF estimated from Δφ in Equation (3-5), the density of the oxide fixed positive 
charges is estimated to be +2.81012 ± 0.21012 /cm2 for the SiO2 layer without POA, 
+9.01011 ± 11011 /cm2 and –1.01011 ± 11011 /cm2, respectively, for those with POA 
in dry-oxygen and wet-oxygen. 
     Oxide fixed charges may be dispersively located through the SiO2 layer, and in 
this case, the term for oxide fixed charges in Equation (3-5) is written as 
 
                                                          (3-7) 
 
where εOX  is the relative dielectric constant of SiO2, TOX  is the thickness of SiO2, 
and )(xOX  is the density of oxide fixed charges at the location of x .  However, in 
order to simplify the discussion, the density of oxide fixed charges was estimated 
based on the assumption that they are located just at the SiO2/Si interface.   
 
POA in dry-oxygen generates interface states (curve b in Figure 3-7), probably 
due to desorption of OH species included in the NAOS SiO2 layer, resulting in the 
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formation of Si dangling bonds.  A leakage current can flow via interface states with 
increasing its density [53,54] by decreasing the barrier height from B  to B , as 
shown in Figure 3-9.  Due to the two competing effects, i.e., the increase in the SiO2 
atomic density and the formation of interface states, the leakage current density is 
nearly unchanged by POA in dry-oxygen (curve b in Figure 3-6).  POA in wet-oxygen, 
on the other hand, does not form interface states (curve c in Figure 3-7).  In this case, 
some of Si-OH bonds are likely to be replaced by Si-H bonds by the reaction of 
hydrogen atoms generated by decomposition of water.  It is also likely that hydrogen 
atoms eliminate oxide fixed charges.  In fact, the density of oxide fixed positive 
charges decreases from +2.81012 to –1.01011 /cm2 by POA in wet-oxygen.   
Figure 3-9.     Mechanism of the tunneling current via interface states.  
The barrier height B  decreases to 
B  with the existence of the interface 
states. 
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The threshold voltage (Vth) of TFTs corresponds to the bias voltage to achieve 
strong inversion condition, and this is the sum of the flat-band voltage and the bias to 
move to strong inversion condition from flat-band condition.  This is because charges 
at the metal electrode (QM) necessary for the strong inversion condition is given by  
                 QM = Qn + QD + Qf                                                   (3-8) 
where Qn is the charges accumulated at the interface, QD is depletion layer charges, 
and Qf  is oxide fixed charges as shown in Figure 3-10.  Therefore, Vth is changed by 
Figure 3-10.     Schematics of charge distribution and band diagram of 
MOS diode:  (a) with oxide fixed charges; (b) without oxide fixed charges. 
 
 
55 
 
the flat-band shift increased by oxide fixed charges in SiO2.  In the case of too low 
|Vth|, an undesirable current flows at zero bias, leading to an increase in the power 
consumption.  On the other hand, when |Vth|becomes very high, a supply voltage to 
operate TFTs should be higher, also leading to an increase in the power consumption.  
From the above reasons, the decrease in the oxide fixed charge density Qf  is 
effective for a reduction in TFT power consumption by achieving desirable Vth.   
 
Figures 3-11 (a) and (b) show the band diagrams of the <Al/SiO2/Si> MOS 
structures with poor and good properties of SiO2 and its interface, respectively.  For 
the SiO2/Si structure with poor properties, high density interface states and SiO2 
gap-states in the bulk SiO2 are present, and charge carrier flows through SiO2 via 
interface states and gap-states, increasing a leakage current density.  Furthermore, 
the band discontinuity energy (χ) at the SiO2/Si interface is low, also leading to an 
increase in the leakage current density.   
The conventional PE-CVD SiO2 layer is supposed to have the band diagram 
shown in Figure 3-11 (a).  Thermally grown SiO2, on the other hand, has a band 
Figure 3-11.    Band diagrams of <Al/SiO2/Si> MOS structures with (a) 
poor and (b) good properties of SiO2 bulk and SiO2/Si interface. 
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diagram similar to Figure 3-11 (b).   
The properties of the NAOS SiO2 layer are much better than those of the 
conventional PE-CVD SiO2 layer.  Although the properties of the as-formed NAOS 
SiO2 are not as good as those of thermally grown SiO2, thermal treatments such as 
POA and PMA greatly improve the properties nearly to the same level as or above the 
thermally grown SiO2.   
 
 
III – 4. Summary 
 
I have fabricated SiO2/Si structures by use of the NAOS method, i.e., immersion 
of Si in HNO3 aqueous solutions.  Measurements of I-V and C-V curves lead to the 
following results and conclusion: 
1) The NAOS SiO2 layer possesses a considerably low leakage current density even 
without POA (e.g., 10–6 A/cm2 at 8 MV/cm) and it is greatly decreased (e.g., 10–9 
A/cm2 at 8 MV/cm) by POA at 400 ºC in wet-oxygen. 
2) Interface states are generated by POA in dry-oxygen at 400 ºC, while no 
generation occurs in the case of POA in wet-oxygen. 
3) The density of oxide fixed charges decreases from +2.81012 to –1.01011 /cm2 by 
POA at 400 ºC in wet-oxygen. 
4) The NAOS SiO2 layer formed at 120 ºC possesses excellent characteristics, such 
as low leakage current density, low interface state density, and low slow state 
density.   
 
The decrease in the leakage current density by POA in wet-oxygen is 
attributable to i) an increase in the band discontinuity energy at the SiO2/Si interface 
caused by an increase in the SiO2 atomic density, ii) passivation of interface states, 
and iii) elimination of unfavorable species such as oxide fixed charges. 
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IV. Characteristics of Poly-Si TFTs with NAOS SiO2 Layer 
 
 
IV -1. TFT Structure and Fabrication Process 
 
Figure 4-1 shows the cross-sectional schematic of the fabricated poly-Si TFT on 
a glass substrate.  The TFT has a top-gate structure with NAOS SiO2/PE-CVD SiO2 
stacked gate insulator.  Figure 4-2 shows the cross-sectional TEM micrograph of the 
Figure 4-1.     Schematic of cross-sectional structure of a poly-Si TFT 
with NAOS SiO2/CVD SiO2 stacked gate insulator.   
Figure 4-2.     Cross-sectional TEM micrograph of the fabricated 
poly-Si TFT on a glass substrate.  
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poly-Si TFT.   
     The fabrication process flow of the poly-Si TFTs is shown in Figure 4-3 and it is 
described below.  TFTs were fabricated on non-alkali metal glass substrates of 32×40 
cm2.  After deposition of a 100 nm-thick silicon nitride (SiN) layer to prevent 
diffusion of undesirable species from the glass substrates, a 50 nm-thick amorphous 
Si thin film was deposited by use of the PE-CVD method.  The amorphous Si films 
were thermally annealed and irradiated using an excimer laser in order to crystallize 
and form a poly-Si thin film.  On the poly-Si thin film, an ultra-thin SiO2 layer was 
formed by immersion in 68wt% HNO3 aqueous solutions (i.e., azeotropic mixture of 
HNO3 and water), followed by annealing at 400 ºC.  On the NAOS SiO2 layer, an 
SiO2 layer was deposited using the PE-CVD method.  Tungsten (W) gate electrodes 
were formed by the sputtering method, and source and drain regions were defined by 
ion implantation with phosphorous ions (P–) and boron ions (B+) for n-channel (N-ch) 
and p-channel (P-ch) transistors, respectively, followed by activation annealing at 500 
ºC for 1 h in nitrogen atmosphere.  Then, a dielectric interlayer was deposited by 
PE-CVD, and contact holes and wires of aluminum (Al) were fabricated for forming 
the electrodes.  After that, the TFTs were annealed in hydrogen atmosphere at 200 
ºC as the PMA.   
The TFTs with the gate insulator without a NAOS SiO2 layer were also 
fabricated in order to compare the TFT characteristics and to confirm the 
effectiveness of the NAOS SiO2 layer.   
 
Electrical characteristics of the fabricated TFTs were measured using an 
Agilent B1500A semiconductor device analyzer.  The threshold voltage (Vth) was 
defined as the gate-source voltage (Vgs) where the drain current (Id) at |Vds| (the 
drain-source voltage)=0.1 V was (W/L)×10-7 A (W: gate width, L: gate length).  The 
field-effect mobility (µFE) was calculated from the maximum transconductance at 
|Vds|=0.1 V, and the effective mobility (µeff) was estimated from linear extrapolation 
of the Id-Vgs curves in the region between the threshold voltage and the supply 
voltage to the voltage axis.  Sub-threshold coefficient (S-value) is defined as a 
change of Vgs when Id was increased by one order of magnitude in the sub-threshold 
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Figure 4-3.     Process flow of TFT fabrication with a NAOS SiO2/PE-CVD 
SiO2 stacked gate insulator.    
60 
 
region, and it was calculated from the gradient of log(Id)-Vgs curve (cf. Figure 4-4).   
 
 
IV -2. Characteristics of Poly-Si TFTs and Interface State Density 
  
     The drain current (Id) of the MOS transistor is expressed as 
 
                                                        ( Vds ≤Vgs–Vth )     (4-1) 
 
                                                       ( Vds ≥Vgs–Vth )     (4-2) 
 
under the gradual channel approximation [62].  Equation (4-1) indicates that Id is 
proportional to Vds in the linear region (i.e., Vds ≤Vgs–Vth ), and Id is not dependent on  
Vds and saturated in the saturation region (i.e., Vds ≥Vgs–Vth ).   
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Figure 4-4.     Definition of sub-threshold coefficient (S-value) of 
transistors.   
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     Figures 4-5 to 4-12 show the characteristics of the TFTs with a 1.4 nm NAOS 
SiO2/10 nm CVD SiO2 stacked gate insulator structure and the NAOS SiO2 layer 
formed with 68 wt% HNO3 at 120 °C.   
     Drain current vs. drain-source voltage (Id-Vds) curves for the TFTs with the 
above stacked gate insulator structure are shown in Figure 4-5.   The gate length 
and the gate width are 0.9 and 10.0 μm, respectively.  Due to the excellent leakage 
characteristics of the NAOS SiO2 layer, the thickness of the gate oxide layer in the 
TFTs could be decreased to ~10 nm.  The shrinkage of the gate oxide layer enables 
miniaturization of TFTs, and I have succeeded in the fabrication of sub-micrometer 
TFTs.  It is noted that the sub-micrometer poly-Si TFTs could be operated correctly.  
In spite of the low driving voltage below 3.0 V, the Id-Vds curves possessed ideal 
features with high saturation currents.  This result demonstrates that the TFTs can 
Figure 4-5.     Id-Vds curves for the TFTs with the 1.4 nm NAOS SiO2/10 
nm CVD SiO2 stacked gate insulator structure.  L is 0.9 μm and W is 10.0 
μm. 
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be operated even at 1.0 V.   
Figures 4-6 and 4-7 show the drain current vs. gate-source voltage (Id-Vgs) 
curves at |Vds|=0.1 V for TFTs with and without a NAOS SiO2 layer, respectively.  
The drain current largely changed with the gate voltages in the region between 0 and 
1 V for the N-ch TFTs and between –1 and 0 V for the P-ch TFTs.  The sharp 
features of the Id-Vgs curves indicated low S-values.   
Figures 4-8 and 4-9 show the scatter diagram of on-current (Ion) vs. off-current 
(Ioff, i.e., current at |Vgs|>~1.5 V) for N-ch and P-ch TFTs, respectively.  Ion was 
measured at |Vds|=3.0 V and |Vgs|=3.0 V, while Ioff  at |Vds|=3.0 V and |Vgs|=1.0 V.  
Ioff  for the N-ch and P-ch TFTs with the NAOS SiO2 layer was lower by ~2 orders of 
magnitude than those without it.  The Ioff  for the TFTs with the 1.4 nm NAOS 
SiO2/10nm CVD SiO2 stacked layer was nearly the same as that for the TFTs with the 
20 nm CVD SiO2 layer.  Similar low Ioff  was obtained from the TFTs with the 3.6 
μm gate length.   
With the NAOS SiO2 layer, Ioff  became much lower than that without it, which 
demonstrated that the 1.4 nm NAOS interfacial SiO2 layer could effectively block the 
gate leakage current.   
 
Figure 4-10 shows the S-values of the TFTs with and without a NAOS SiO2 
layer at |Vds|=3.0 V.  The S-values were between 65~80 mV/dec, and were almost 
the same for the TFTs with the gate length of 0.9 and 3.6 μm.  These S-values were 
significantly low and close to the ideal value (i.e., theoretical limit) of 60 mV/dec at 
room temperature [63,64], which corresponded to the situation where the whole gate 
bias was applied to Si for the band bending.  This situation is satisfied when the net 
bias voltage across gate oxide should be negligibly low, which is, in turn, satisfied by 
thin gate oxide and low interface state density [56]. 
 
The interface state density can be calculated from the S-values which represent 
the behavior of the sub-threshold current of TFTs.  The sub-threshold current is 
expressed as 
 
           (4-3) 
 
     kTqVnkTVVqqkTqNLWI dsthgsB ASieffds exp1)(exp4 2
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Figure 4-6.     Id-Vgs curves for the TFTs with the 1.4 nm NAOS 
SiO2/10 nm CVD SiO2 stacked gate insulator structure. 
Figure 4-7.     Id-Vgs curves for the TFTs with the 10 nm CVD 
SiO2 gate insulator structure. 
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Figure 4-8.     Scatter diagram of Ion vs. Ioff  for the N-ch TFTs 
with and without a NAOS layer.    
Figure 4-9.     Scatter diagram of Ion vs. Ioff  for the P-ch 
TFTs with and without a NAOS layer.    
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where εSi is a relative dielectric constant of Si, q is the elementary electric charge, NA 
is the donor (or accepter) density, ΨB is the surface potential, k is the Boltzmann 
constant, T  is the absolute temperature, and n is given by 
 
                                                 (4-4) 
 
where Cox is the gate insulator capacitance, Cd is the Si depletion capacitance, and Cit 
is the capacitance due to interface states [65].  Using these equations, the S-value at 
room temperature (300 K) is given by 
 
 [V]                         (4-5) 
  
Using Equations (4-3) to (4-5) and assuming that Cd is much lower than Cit 
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Figure 4-10.     S-value of the TFTs having the 10 nm CVD SiO2 
gate insulator with (w/) and without (w/o) a NAOS SiO2 layer.   
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because of the non-doped poly-Si layer, the interface state densities ( Dit ) for the N-ch 
and P-ch TFTs were calculated to be 5.5×1011 and 3.3×1011 /cm2eV, respectively.  
These interface state densities are considerably low for the poly-Si TFTs fabricated 
with the low temperature process below 500 ºC, considering that those for thermal 
oxide/Si(111) and Si(100) are 1.5×1011 and 2.0×1010 /cm2eV, respectively (cf. Figure 
4-13) [66].  The higher Dit for the N-ch TFT than that for the P-ch TFT indicates that 
Dit is higher near the conduction band than near the valence band.  These low Dit 
and S-values were ascribed to the thin gate insulator and the high quality NAOS 
SiO2/Si interface.   
 
     The field-effect mobilities (µFE) were 100-200 cm2/Vs for the N-ch TFTs and 
80-120 cm2/Vs for the P-ch TFTs as shown in Figure 4-11.  These mobilities were 
Figure 4-11.     Field-effect mobility of the TFTs having the 10 nm CVD 
SiO2 gate insulator with (w/) and without (w/o) a NAOS SiO2 layer.   
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higher than those of poly-Si TFTs reported in previous literature [20,67], which is 
attributable to the lower scattering effect by high quality NAOS SiO2/Si interfaces.  
The difference in the mobility for the N-ch and P-ch TFTs is most probably due to the 
difference in the hole (450 cm2/Vs) and electron (1500 cm2/Vs) intrinsic mobility of 
bulk Si [56].   
 
     The Vth was 0.2~0.4 V for the N-ch TFTs and –0.4~–0.5 V for the P-ch TFTs as 
shown in Figure 4-12.  For achieving such low threshold voltages, the following 
requirements should be satisfied: 1) capacitance of an SiO2 layer much higher than 
that of the poly-Si layer, 2) low interface state density, and 3) low oxide fixed charge 
density.  When requirements 1) and 2) are satisfied, most of the bias voltage is 
applied to poly-Si, but not to SiO2, leading to a change in the Si band-bending with 
Figure 4-12.     Threshold voltage of the TFTs having the 10 nm CVD 
SiO2 gate insulator with (w/) and without (w/o) a NAOS layer.   
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nearly the same magnitude as the gate bias voltage.   
The low Vth and the low Ioff were achieved due to the small S-values, leading to 
the sharp switching characteristics of the TFTs.   
     As the low gate leakage current for the TFTs with the NAOS SiO2 layer formed 
at 120 °C is ascribed to (i) a low interface states densities by direct oxidation of 
poly-Si surfaces, (ii) a uniform thickness NAOS SiO2 layer, and (iii) a high atomic 
density of the NAOS SiO2 layer resulting in a high band discontinuity energy at the 
SiO2/Si interface.   
 
Figures 4-14 to 4-18 show the characteristics of the TFTs with a 1.8 nm NAOS 
SiO2/20 nm CVD SiO2 stacked gate insulator structure with the NAOS SiO2 layer 
Figure 4-13.     The interface state density in thermal SiO2 on Si 
substrate [65].    
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formed with 68 wt% HNO3 at room temperature.   
Figure 4-14 shows the Id-Vds curves for the TFTs with the above stacked gate 
insulator structure.  The Id-Vds curves possessed ideal features with high saturation 
currents.  The gate lengths for Figures 4-14 a, b, c, and d are 4, 2, 0.9, and 0.6 µm, 
respectively.  The saturation current increased with a decrease in the gate length, 
and for the TFTs with sub-micrometer gate length, the saturation current was 
sufficiency high even at the supply voltage of 1.5 V, indicating that the TFTs could be 
operated at 1.5 V.   
Figure 4-15 shows the threshold voltage, Vth, of the TFTs with the 1.8 nm NAOS 
SiO2/20 nm CVD SiO2 stacked gate insulator structure.  Vth for both the P-ch (Figure 
4-15 a) and N-ch (Figure 4-15 b) TFTs didn’t strongly depend on the gate length and 
it was approximately −0.6 and 0.6 V, respectively.  These low threshold voltages 
made it possible to operate the TFTs at the low voltage.  No short-channeling effect 
[68,69] was observed even in the sub-micrometer gate length region by use of the thin 
gate insulator [70].   
Figure 4-16 shows the Id-Vgs curves for the TFTs with the stacked gate insulator 
structure.  The drain-source voltage was 0.1 V for each curve.  The drain current 
largely changed with the gate voltages in the regions between −1 and 0 V for the P-ch 
TFT and between 0 and 1 V for the N-ch TFT.  The sharp features of the Id-Vgs 
curves indicated low S-values as shown below.  Id in the positive gate voltage region 
for the P-ch TFT and the negative gate voltage region for the N-ch TFT, i.e., Ioff, was 
10−13~10−14 A, i.e., as low as the noise level, demonstrating that the 1.8 nm NAOS 
SiO2 layer effectively blocked the gate leakage current.  The on/off current ratios for 
the P-ch and N-ch TFTs were both ~109 (cf. the on/off ratio for conventional poly-Si 
TFTs: ~107).   
Figure 4-17 shows the S-value for the TFTs with the stacked gate insulator 
structure.  The S-values for both the P-ch and N-ch TFTs were ~80 mV/dec in cases 
where the gate length was larger than 1.0 µm.   
Figure 4-18 shows the field-effect mobility vs. the gate length for the TFTs with 
the stacked gate insulator structure.  The mobilities of the P-ch and N-ch TFTs were 
approximately 100 and 200 cm2/Vs, respectively, which could be considered to be 
sufficiently high for poly-Si-based TFTs.  The slight decrease of mobility for the 
sub-micrometer TFTs with ~0.8 μm gate length is most probably due to dispersion 
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because the size of a single grain in poly-Si is close to the channel length. 
 
     Figures 4-19 and 4-20 and Table 4-1 show the characteristics of the TFTs with a 
1.8 nm NAOS SiO2/40 nm CVD SiO2 stacked gate insulator structure with the NAOS 
SiO2 formed with 68 wt% HNO3 at room temperature.  The 40 nm-thick CVD SiO2 
layer was used in these TFTs in order to secure a large margin for proper operation of 
the large-scale circuits (cf. Section V).   
Figure 4-14.     Id-Vds curves for the P-ch (left) and N-ch (right) TFTs 
with the 1.8 nm NAOS SiO2/20 nm CVD SiO2 stacked gate insulator 
structure having following gate length:  (a) 4 µm; (b) 2 µm; (c) 0.9 µm; 
(d) 0.6µm.  
71 
 
 
Figure 4-15.     Threshold voltage vs. the gate length for the TFTs with 
the 1.8 nm NAOS SiO2/20 nm CVD SiO2 stacked gate insulator structure: 
(a) P-ch TFT; (b) N-ch TFT.  
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Figure 4-16.     Id-Vgs curves for the TFTs with the 1.8 nm NAOS SiO2/20 
nm CVD SiO2 stacked gate insulator structure:  (a) P-ch TFT; (b) N-ch 
TFT.  
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Figure 4-17.     S-value vs. the gate length for the TFTs with the 1.8 nm 
NAOS SiO2/20 nm CVD SiO2 stacked gate insulator structure: (a) P-ch 
TFT; (b) N-ch TFT.  
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Figure 4-18.     Field-effect mobility vs. the gate length for the TFTs 
with the 1.8 nm NAOS SiO2/20 nm CVD SiO2 stacked gate insulator 
structure:  (a) P-ch TFT; (b) N-ch TFT.  
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Figure 4-19 shows the Id-Vgs curves for the TFTs with the above stacked gate 
insulator structure.  The gate lengths for Figures 4-19 a, b, and c are 3.5, 8, and 12 
µm, respectively.  The drain-source voltage was 0.1 V for each curve.  Figure 4-20 
shows the Id-Vds curves for the TFTs with the above stacked gate insulator structure.  
The gate length for Figures 4-20 a, b, and c, is 3.5, 8, and 12 µm, respectively.  The 
Id-Vds curves were measured for various gate-source voltages between 0.5 and 5.0 V.   
Table 1 shows the obtained electrical characteristics for the fabricated TFTs, i.e., 
threshold voltage (Vth), effective mobility (μeff ), sub-threshold coefficient (S), and 
on/off ratio.  Table 1 displays electrical characteristics of the fabricated TFTs 
obtained from averaging the values for 25 TFTs.  The μeff estimated from linear 
extrapolation of the Id-Vgs curves were 170~208 cm2/Vs for the N-ch TFTs and 70~78 
cm2/Vs for the P-ch TFTs both with L=3.5 µm.  The threshold voltage was 0.55~0.81 
V for the N-ch TFTs and –1.23~–1.46 V for the P-ch TFTs both with L=3.5 µm.  The 
S-values were 90~110 mV/dec. and 75~90 mV/dec. for the N-ch and P-ch TFTs both 
with L=3.5 µm, respectively.  Using Equations (4-3) to (4-5), the interface state 
densities (Dit ) for the N-ch and P-ch TFTs are calculated to be 3.2×1011 and 1.8×1011 
/cm2eV, respectively.  The dispersion was found to be sufficient small to enable 1.5 V 
operation of the circuits.   
 
Since a leakage current flows through the gate SiO2 layer in thin regions and/or 
via defect states such as interface states and foreign species in SiO2, a thick gate 
oxide layer in the range between 80 and 150 nm is needed to achieve a sufficiently 
low leakage current for commercial TFTs.  The thick gate oxide layer seriously 
increases the threshold voltage and the TFT operation voltage.  Since TFT power 
consumption, P, is proportional to the square of the operation voltage, V, 
(conventional TFT operation voltage: 12~15 V vs. commercial LSI operation voltage: 
1.2~1.5 V), the thick gate oxide layer drastically increases TFT power consumption.  
Moreover, the thick gate oxide layer makes it difficult to miniaturize TFTs. 
The above argument indicates that a decrease in the gate oxide thickness is 
indispensable for a vast decrease in the TFT power consumption and also for 
miniaturization [8].  Since the ultra-thin NAOS SiO2 layer with a low leakage 
current is intervened between the poly-Si thin film and the CVD SiO2 layer, the total 
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Figure 4-19.      Id-Vgs curves for the P-ch and N-ch TFTs with the 1.8 
nm NAOS SiO2/40 nm PE-CVD SiO2 stacked gate insulator structure.  
The gate lengths of the TFTs are (a) 3.5, (b) 8, and (c) 12 µm. 
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Figure 4-20.     Id-Vds curves for the P-ch and N-ch TFTs with the 1.8 nm 
NAOS SiO2/40 nm PE-CVD SiO2 stacked gate insulator structure.  The gate 
lengths of the TFTs are (a) 3.5, (b) 8, and (c) 12 µm. 
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oxide thickness could be reduced due to blocking the leakage current by the 
interfacial oxide layer.  Consequently, the high μeff and the low Vth of the TFTs with 
the stacked gate insulator enable low voltage and high frequency operation of the 
electrical circuits, and the small S-value and the large on/off ratio make stable 
operation possible (cf. Section V).  
As shown in Equation (1-1), the power consumed by TFTs is proportional to the 
square of the operation voltage, and therefore, the consumed power is expected to 
decrease to (1.5/15)2 ≈1/100 of currently commercially available TFTs with the 
operation voltage of 15 V.  The consumed power can be further decreased by 
miniaturization of TFTs, which leads to a reduction in capacitive load.   
 
 
IV – 3. Summary 
 
Table 4-1.     Electrical characteristics of the N-ch and P-ch TFTs 
fabricated with the NAOS SiO2/PE-CVD SiO2 stacked gate insulator 
structure and various channel lengths (L).  
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I have fabricated poly-Si TFTs with the NAOS SiO2/CVD SiO2 stacked gate 
insulator structure on glass substrates.  Measurements of Id-Vgs and Id-Vds curves 
lead to the following results and conclusion: 
1) For the poly-Si TFTs with 1.4 nm NAOS SiO2/10 nm CVD SiO2 stacked gate 
insulator, the Id-Vds curves show saturated behavior, and the saturation current is 
high enough for switching function even at the low operation voltage of 1.0 V. 
2) The threshold voltages are lower than 0.5 V for both of the N-ch and P-ch TFTs. 
3) The off-current is as low as the noise level (i.e., 10−13~10−14 A), leading to the high 
on/off ratio of 109. 
4) The S-values for both the N-ch and P-ch TFTs are as low as 65~80 mV/dec. 
5) The interface state densities estimated from the S-values are 5.5×1011 /cm2eV for 
the N-ch TFTs and 3.3×1011 /cm2eV for the P-ch TFTs. 
6) The field-effect mobility is ~200 cm2/Vs for the N-ch TFTs and ~100 cm2/Vs for the 
P-ch TFTs. 
7) A short channel effect does not occur even for the TFTs with sub-micrometer gate 
length. 
 
The excellent TFT characteristics, such as the high carrier mobility, low Vth, and 
small S-value, are attributable to 1) thin gate oxide thickness, 2) low interface state 
density, and 3) low oxide fixed charge density, all resulting from excellent electrical 
characteristics of the ultra-thin NAOS SiO2 layer intervened between the poly-Si thin 
film and the CVD SiO2 layer.  These poly-Si TFTs are expected to operate electrical 
circuits at 1.5 V, leading to decreasing the power consumption to ~1/100 of that of 
conventional TFTs operated at 15 V.   
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V. Performance of Poly-Si TFT Circuits 
 
 
V - 1. Ring Oscillators 
 
A ring oscillator is composed of plural stages of CMOS inverters connected in 
series (cf. Figure 5-1), and is useful for evaluating dynamic characteristics of 
transistors.  I have fabricated several ring oscillators composed of the poly-Si TFTs 
described in Figures 4-19 and 4-20, and the fundamental circuit performance was 
evaluated.  The performance of the ring oscillators was characterized by 
measurements of their oscillating frequency and consumed current at various supply 
voltages.   
 
The fabricated ring oscillators were composed of 19 and 37 stages of CMOS 
inverters, accompanied with additional buffering inverters with which the operating 
Figure 5-1.     Schematic of the ring oscillator composed of 19 
or 37 stages of CMOS inverters.   
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signal could be measured.  The gate length (L) and the gate width (W) of the TFTs 
composing the ring oscillators were 3.5 and 10.0 μm, respectively.   
Figure 5-2 shows the waveform of the ring oscillator with 37 stages of inverters 
at 3.0 V supply voltage.  The waveform was observed at the output of the buffering 
circuit with a negligibly small load which did not influence the behavior of the ring 
oscillator.  The period of the signal wave was 290 ns, corresponding to the oscillating 
frequency of 3.45 MHz.   
 
Figure 5-3 shows the measured oscillating frequency vs. the supply voltage 
(VDD) for the ring oscillators composed of (a) 19 and (b) 37 inverters with the TFTs of 
L=3.5 µm.  It was found that the oscillating frequency was almost linearly 
dependent on the supply voltage with the offset of ~1 V.  The delay time per one 
inverter is calculated to be 16.2~17.4 and 3.9~4.0 ns at VDD=1.5 and 3.0 V, 
respectively.  Here, the delay time is defined as the average value of the rise time 
Figure 5-2.     Waveform of the ring oscillator with 37 stages of 
inverters.   The period of the waveform corresponds to the inverter 
delay time multiplied by twice of the number of the inverter stages.  
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and the fall time, which correspond to the delay time of P-ch TFT and N-ch TFT, 
respectively.     
The delay time t of an inverter can be theoretically calculated using the 
following equation [71,72], 
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Figure 5-3.     Oscillating frequency of the ring oscillators of (a) 19 
stages and (b) 37 stages of inverters vs. the supply voltage.  L and 
W are 3.5 and 10.0 µm, respectively, and the thickness of the CVD 
SiO2 layer is 40 nm.  
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where e is the base of natural logarithm (i.e., 2.71•••), α takes 2.0 under the 
Shockley model, εox is the dielectric constant of SiO2, Tox is the thickness of the gate 
insulating layer, and μeff is the effective mobility of TFTs, and CL is the load 
capacitance of each inverter.  In this case, CL is almost the same as the sum of the 
gate capacitance of the N-ch and P-ch TFTs of the next stage inverter, because of a 
negligibly low parasitic capacitance for the wiring on the glass substrate.  From 
Equations (5-1) to (5-5), the oscillating frequency, f , which is inversely proportional 
to the delay time of the inverter, is expressed as   
 
                                (5-6) 
 
where s  is the number of the inverter stages in a ring oscillator, tn is the falling 
delay time by N-ch TFT, and tp is the rising delay time by P-ch TFT.  Using Equation 
(5-6), the oscillating frequency was calculated to be 3.10 MHz for 37 stage ring 
oscillator at 3.0 V supply voltage, in good agreement with the measured value of 3.45 
MHz as shown in Figure 5-3.   
 
Figure 5-4 shows the consumed current vs. VDD for the ring oscillators composed 
of (a) 19 and (b) 37 inverters with the TFTs of L=3.5 µm.  It was found that the 
consumed current monotonically increased with the supply voltage.  Since the 
frequency increased with the supply voltage as described above, the consumed 
current increased as a parabolic function of the supply voltage.  The current 
increase resulted from 1) an increase of the supply voltage, and 2) an increase of the 
oscillation frequency which was caused by the increase in the supply voltage.   
 pn ttsf 
1
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V - 2. LCD Driver Circuits 
 
I also designed and fabricated LCDs having monolithic driver circuits with the 
poly-Si TFTs described in Figures 4-19 and 4-20, and measured their consumed 
power and the highest frequency at which the circuits could be properly operated. 
     Figure 5-5 shows the schematic diagram of the LCD manufactured with the 
NAOS process.  Table 5-1 shows the specification of the fabricated LCD.  Figure 5-6 
Figure 5-4.     Consumed current of the ring oscillators of (a) 19 stages 
and (b) 37 stages of inverters vs. the supply voltage.  L and W are 3.5 
and 10.0 µm, respectively, and the thickness of the CVD SiO2 layer is 40 
nm. 
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shows the photograph of the LCD taken from the backside, and the inset depicts the 
enlarged photograph of the gate driver circuit implemented in the LCD.  The display 
format is QVGA (320×RGB×240 pixels), and the display size is 2.0 inch diagonal, 
which have been widely adopted for mobile digital equipments such as cellular 
phones and digital still cameras.  As shown in Figures 5-5 and 5-6, the LCD was 
composed of three components: 1) a pixel array (active area), 2) a binary data driver 
located on the bottom side of the pixel array, which outputs the image data to the 
pixel array, and 3) a gate driver located on the left side of the pixel array, which 
writes and stores the image data in each pixel of the arrays.   
Figure 5-5.     Block diagram of the LCD with the monolithic driver 
circuits.  The display is composed of a pixel array, a gate driver, and a 
binary data driver. 
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Figure 5-6.     Photograph of the fabricated LCD with the monolithic driver 
circuits on the glass substrate.  The inset depicts the enlarged photograph of 
the gate driver circuit.  
Table 5-1.     Specification of the 2.0 inch-diagonal LCD fabricated by the 
NAOS process.  
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The detailed schematic structure of the developed binary data driver is shown 
in Figure 5-7.  The binary data driver was composed of plural sets of the clocked 
RS-flipflop (RS-FF), the D-latch (LAT), and the buffer circuit (BUF).  Each of the 
serially-connected clocked RS-flipflops, which constructs a shift register, periodically 
generates the timing signals from the strobe signal (D-STB) and the clock signal 
(D-CLK).  The timing signal samples the image datum (Data [0:2]) at each of the 
D-latches, and the buffer circuit outputs the image datum to each of the data lines 
(DL).  The image data were written to the pixels (PIX) synchronously with the gate 
line (GL) signals which were controlled by the gate driver [73,74].   
It is noted that the binary data driver includes no analog amplifiers which 
consume a high current.  Therefore, the binary data driver for an LCD enables to 
reduce the power consumption greatly, which realizes displaying some information 
anytime on the mobile equipments, although the number of displaying colors is 
restricted to two or eight.   
 
For general operation at 60 Hz frame frequency, the operation frequency of the 
binary driver was 3.0 MHz, and the gate driver was operated at 7.5 kHz at that time.  
I measured the maximum operation frequency of the binary data driver for various 
supply voltages, and its shmoo-plot is shown in Figure 5-8.  The sign “P” in the  
Figure 5-7.     Schematic diagram of the binary data driver integrated on 
the LCD shown in Figures 5-5 and 5-6.  
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shmoo-plot indicates that the driver could be successfully operated under each 
condition of the operation frequency and the supply voltage.  The plot demonstrates 
that this driver could be operated at 3.0 MHz with the supply voltage of 1.5 V, which 
was considerably low compared to 12~15 V for conventional poly-Si TFT-based LCDs 
[74].   
Table 5-2 shows the consumed current measured for both the gate driver and 
the binary data driver circuits at various supply voltages and operation frequencies.  
The gray cells in Table 5-2 indicate the frequency region where the driver could not 
operate successfully at the given supply voltage.  The power consumption at 1.5 V 
supply voltage for the typical operation frequency (3.0 MHz) was 100 μW which was 
Figure 5-8.     Shmoo-plot of the binary data driver circuit of the 
fabricated LCD.  “P” indicates successful operation at each of the 
operation frequency and the supply voltage.  
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lower by approximately two orders of magnitude than those of conventional LCDs.   
 
Figure 5-9 shows the display image of the checker pattern on the 2.0 
inch-diagonal LCD fabricated by the NAOS process.  It was found that both of the 
binary data driver and the gate driver could operate successfully and the LCD could 
also function properly. 
 
 
V - 3. Summary 
 
I have fabricated ring oscillators and driver-monolithic LCDs with the poly-Si 
TFTs which have 1.8 nm NAOS SiO2/40 nm CVD SiO2 stacked gate insulator 
structure on glass substrates.  Measurements of the operation frequency and the 
consumed power lead to the following results and conclusion: 
1) The fabricated ring oscillators oscillated even at 1.5 V supply voltage.   
2) The oscillation frequency of the ring oscillator with 37 stages was 3.45 MHz at 3.0 
Table 5-2.     Consumed current by (a) the gate driver and (b) the binary 
data driver at each of the operation frequencies and the supply voltages.  
Gray cells mean that the driver could not operate successfully under the 
condition.  
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V supply voltage in good agreement with the theoretical calculation, indicating 
that the circuits operated ideally.   
3) The driver circuits for 2.0 inch-diagonal LCD were operated successfully even at 
1.5 V supply voltage, and the ultra-low power consumption of approximately 100 
μW, which was about 1/100 compared to that of conventional ones, was achieved.   
 
These performances of circuit operation were due to excellent performance of 
the poly-Si TFTs with the ultra-thin NAOS interfacial SiO2 layer having excellent 
Figure 5-9.     Photograph of the display image of the ultra-low power 
LCD fabricated with the NAOS process.  
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properties as described in the previous sections.  As a conclusion, it was proven that 
the ultra-low power consumption for LCDs can be achieved with the NAOS method.   
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VI. Conclusions and Future Work 
 
In this thesis, I have described the NAOS method as a direct oxide method at 
low temperatures below 120 °C, and evaluation of properties of fabricated SiO2/Si 
structure by spectroscopic analyses and electrical measurements.  I have focused, 
especially, on an ultra-thin NAOS SiO2 film on a poly-Si rough surface and confirmed 
that the NAOS method can achieve excellent SiO2/Si interface properties as well as 
good bulk properties.  I have also confirmed that poly-Si TFTs with the NAOS 
SiO2/CVD SiO2 stacked layer as a gate insulator can operate even at 1.0~1.5 V supply 
voltage, and thus, the consumed power can be decreased to ~1/100 of conventional 
TFTs with CVD SiO2 operated at 15 V.  The bulk and interfacial properties have 
been analyzed properly using XPS, FT-IR, and electrical measurements such as I-V 
and C-V characteristics.  From these observations, the following conclusions are 
obtained:  
 
Concerning the formation of the NAOS SiO2 layer and their properties;   
1) An ultra-thin SiO2 layer can be formed by the NAOS method with various HNO3 
concentrations and temperatures on Si(100) substrates and poly-Si thin films.   
2) Measurements of the Si 2p XPS spectra indicate that the NAOS oxide thickness is 
in the range between 1.1 and 1.8 nm and it does not depend on the HNO3 
concentration when it is higher than 40 wt%.   
3) The densities of sub-oxide species, Si+, Si2+, and Si3+, in the NAOS oxide layer are 
negligibly low.   
4) FT-IR measurements indicate that the atomic density of the NAOS SiO2 increases 
with the HNO3 concentration and the temperature, i.e., 2.32×1022 atoms/cm3 for 
oxidation with 68 wt% azeotropic HNO3 at 120 ºC, which is higher than that of 
thermally grown SiO2 of 2.28×1022 atoms/cm3.   
5)  The valence-band discontinuity energy at the NAOS SiO2/Si interface increases 
with the HNO3 concentration, which is caused by an increase of the SiO2 atomic 
density.   
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Concerning the electrical characteristics of the MOS diodes with an ultra-thin 
NAOS SiO2 layer;   
6) I-V measurements indicate that the NAOS SiO2 layer possesses a considerably 
low leakage current density (e.g., 10–9 A/cm2 at 8 MV/cm), which is nearly the 
same as that of thermally grown SiO2 layer 
7) The leakage current is greatly decreased with the HNO3 concentration and by 
POA at 400 ºC in wet-oxygen, which is due to the large valence-band discontinuity 
energy, low interface state densities, and negligibly low densities of sub-oxide 
species.   
8) C-V measurements show that the POA at 400 ºC in wet-oxygen decreases the 
density of oxide fixed charges from +2.81012 to –1.01011 /cm2. 
9) C-V measurements indicate that SiO2/Si interface states are not generated by the 
POA at 400 ºC in wet-oxygen.   
10) These excellent characteristics are due to a uniform thickness and high atomic 
densities of the NAOS SiO2 layer and passivation of the SiO2/Si interface states.   
 
Concerning the electrical characteristics of the poly-Si TFTs with an ultra-thin 
NAOS SiO2/CVD SiO2 stacked layer;   
11) Id-Vds measurements show that the Vth are lower than 0.5 V and the S-values are 
as low as 65~80 mV/dec for both of the N-ch and the P-ch TFTs, leading to the 
high saturation current enough for switching function even at the low operation 
voltage of 1.0 V.   
12) The off-current is as low as the noise level (i.e., 10−13~10−14 A), leading to the high 
on/off ratio of 109.   
13) The interface state densities estimated from the S-values are 5.5×1011 /cm2eV for 
the N-ch TFTs and 3.3×1011 /cm2eV for the P-ch TFTs.   
14) These excellent electrical characteristics are due to the ultra-thin NAOS SiO2 
layer intervened between the poly-Si thin film and the CVD SiO2 layer.   
 
Concerning the electrical performance of the poly-Si TFT circuits;   
15) The ring oscillator with 37 stages is oscillated at 3.45 MHz and 3.0 V, in good 
agreement with the theoretical calculation, indicating that the TFTs with the 
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NAOS SiO2 layer can be operated ideally.  
16) The driver circuits for 2.0 inch-diagonal LCD can be operated successfully even at 
1.5 V supply voltage, and the ultra-low power consumption of approximately 100 
μW, which is about 1/100 of that of conventional LCDs, is achieved.   
 
Concerning the analyses method for SiO2 films and SiO2/Si interfaces;   
17) XPS core level spectra in the Si 2p region are useful to estimate the thickness of 
ultra-thin SiO2 films and the concentration of sub-oxides species.  
18) FT-IR spectra of asymmetric Si-O-Si stretching vibrational modes are available to 
estimate the atomic densities of SiO2 films.   
19) XPS valence-band spectra can be used for estimating the valence-band 
discontinuity energy at the SiO2/Si interfaces.   
20) Measurements of C-V characteristics give the densities of oxide fixed charges and 
slow states at the SiO2/Si interfaces.  
21) SiO2/Si interface state densities can be estimated by sub-threshold coefficients 
derived from Id-Vgs measurements of TFTs.   
 
As described above, it has been found that the NAOS method can form an 
ultra-thin SiO2 layer with excellent bulk and interfacial properties on a rough surface 
at low temperatures, and hence, the NAOS SiO2 layer enables high performance of 
poly-Si TFTs and a vast power reduction of electrical circuits and systems.   
 
It has been also found, in my study, that annealing processes such as POA and 
PMA treatments are effective to improve the properties of SiO2 bulk and SiO2/Si 
interface.  Optimization of annealing conditions such as atmosphere, temperature, 
time will further improve the characteristics of the NAOS SiO2/Si structure.   
 
In this study, application of the ultra-thin NAOS SiO2 to the gate insulator in 
TFTs has been found to greatly decrease power consumption to ~1/100, which is 
attributable to decrease in V and C  (cf. Equation (1-1)).  In order to further 
decrease power consumption, a decrease in frequency, f , i.e., the third factor, is 
necessary.  For this approach, I have a promising candidate, which is called as 
Memory-in-Pixel (MIP) LCDs [75-77].  In the MIP LCD, each pixel has a static RAM 
which stores the image datum.  Therefore, it is not necessary to rewrite image data 
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periodically, e.g., 60Hz.  As a result, the MIP LCD can be operated at a much lower 
frequency, e.g., 1 Hz, and it enables a further vast reduction of power consumption.  
I believe that the combination of the NAOS process and the MIP technology is the 
most promising candidate to achieve ultra-low power LCDs. 
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